

programmed or supplied externally. Compatibility with the Model 1810 Calibration and Timing Module is maintained for COMMON START/STOP, fast clear, fast clear window, and test pulse distribution.

MULTIPLE EVENT BUFFERING

The module contains an eight event buffer. This digital memory buffer provides two primary advantages. First, dead time in the experiment is reduced because data readout can be done during the acquisition of subsequent events. Second, the event data can be stored temporarily while the trigger decision to read or discard the event is made. Events in the buffer are discarded with a FASTBUS command to skip the event. This skip command causes an internal pointer to increment, positioning the next event at the top of the readout queue. As each event is recorded, a modulo eight event tag number is appended to it in order to allow the coherence across multiple modules to be verified.

FASTBUS READOUT

The 1877 complies with the FASTBUS Standard (ANSI/IEEE-960). FASTBUS functions allow remote control and operation of the 1877. Data from the 1877 is automatically zero suppressed. Readout is in a FIFO-like manner, consisting of a header word

followed by a variable number of data words. Channel identification information is appended to each data word.

The modules may be read out via a LeCroy Model 1821 FASTBUS Segment Manager/Interface (SM/I) at data transfer rates up to 10 Mwords/sec. In addition, the Model 1877 is compatible with the LIFT (LeCroy Interactive FASTBUS Toolkit) software package.

APPLICATIONS

The Model 1877, 96-input TDC, has been designed to be as compatible as possible with the popular Model 1879 Pipelined TDC. With its shorter conversion time, higher precision and larger dynamic range, the 1877 is the perfect replacement for the 1879 in high rate, high accuracy applications.

By capturing both the leading and trailing edge time information, the Model 1877 can be used in a "time-over-threshold" technique to simultaneously determine the time and total charge collected or, in some cases, the time and peak value for a given detector element using only one channel of TDC electronics. This technique avoids, at a greatly reduced cost, many of the traditional problems encountered with other methods, such as amplitude saturation.

SPECIFICATIONS

Inputs: 96 ECL differential line receivers. Input impedance $110 \Omega \pm 10\%$. Minimum pulse width 10 nsec FWHM (must be > 1 time bin width). Input swing ≥ 400 mV, differential.

Least Significant Bit: 500 psec.

Total R.M.S. Error: 400 psec (Note: The R.M.S. of a gaussian distribution is equal to sigma).

Time Out: Differential ECL input to mark the end of acquisition in COMMON START mode.

Full Scale: 0 to 32.768 μ sec, $\pm 0.0025\%$; programmable via CSR18 in steps of 8 nsec.

Pedestal: < 6 counts.

Double Edge Resolution: The 1877 can measure two edges separated by as little as 20 nsec. No two pulse edges should be closer than 20 nsec.

Common Start/Stop: From the Model 1810 CAT via TR6 line or from front-panel differential ECL input. CSR selected.

Fast Clear Window Input: From the Model 1810 CAT via TR5 line.

Fast Clear Window (FCW): Starts at end of Time Range (Common Start) or at Common Stop. Can be programmed 1024 nsec to 512 μ sec. During this period, the user can apply a FAST CLEAR to discard the event just captured.

Zero Suppression: Automatic for channels that have no hit.

Long Term Stability: < 100 ppm/year.

Temperature Coefficient: < 10 ppm/ $^{\circ}$ C.

Differential Non-Linearity: Maximum ± 0.2 LSB.

Integral Non-Linearity: < 25 ppm full scale.

Fast Clear: Differential ECL input via a 2-pin front-panel connector (removable termination resistors) or via backplane TR0 line. Minimum pulse width 40 nsec.) When applied during the FCW, clears data in the current event and readies module for acceptance of a new event. Fast clear settling time is < 250 nsec. Must be performed during FCW.

Time Out: Differential ECL input via a 2-pin front-panel connector. Minimum width 50 nsec. In Common START mode, terminates measurement in progress and starts conversion.

Busy Output: Differential ECL output via a 2-pin front-panel connector. Indicates the module is converting hit information. The unit is unavailable for data capture.

Conversion Time: 210 nsec + approximately 70 nsec per hit within the programmed full scale.

On-Board Tester: The tester generates square wave pulses (50% duty cycle). The pulse trains can have 1, 2, 4 or 8 cycles with half periods of 125, 250, 1000 nsec or 2000 nsec.

Multiple Event Buffer: The digital data memory is logically organized as a circular buffer, large enough to store the results of up to eight events.

GENERAL

Front-Panel Indicators: Slave: Indicates module is being addressed. COMMON: Indicates whether Common Start/Stop was hit.

Power Requirements: 5 V at 5.0 A, -5.2 V at 4.0 A, -2 V at 3.0 A, 15 V at 100 mA, -15 V at 100 mA.

Packaging: Single-width FASTBUS module (ANSI/IEEE-960-1989).

FASTBUS CONTROL

Module Identification Code: Read Only, 103C_h.

Implemented Addressing Modes: Logical (16 bits), Geographical, Broadcast.

AS-AK Handshake Time: 125 nsec typical, 150 nsec maximum.

DS-DK Handshake Time: 65 nsec typical, 75 nsec maximum.

Implemented Broadcast Functions:

Code	Significance	Comments
------	--------------	----------

(01) _h *	General Broadcast Select	The TDC modules are selected and respond to subsequent data cycles.
---------------------	--------------------------	---

(05) _h	Class N Broadcast	The TDC modules of Class N (programmed via CSR7) respond to subsequent data cycles.
-------------------	-------------------	---

(09) _h	Sparse Data Scan (SDS)	TDC modules containing one or more buffered events assert their "T pin" on the following read data cycle.
-------------------	------------------------	---

(19) _h	Device Available Scan (DAS)	TDC modules respond by asserting "T pin" if no events are buffered.
-------------------	-----------------------------	---

(0D) _h	All Device Scan	All TDC modules assert their T pin on the following read data cycle.
-------------------	-----------------	--

(BD) _h	AFC SDS	All TDC modules with AFCs requiring service assert their T pins.
-------------------	---------	--

(CD) _h	TDC DS	TDC modules assert T pin if current event contains a non-zero number of data words.
-------------------	--------	---

* An h subscript denotes a hexadecimal number, i.e., base 16.

Slave Status Responses to Data Cycles:

SS	Significance
----	--------------

0	Valid action.
---	---------------

2	End of data.
---	--------------

3	Error: Error in token pass during multi-module data scan.
---	---


7	Error. Invalid secondary address loaded into internal address register.
---	---

DSR0 OUTPUT WORD BIT DEFINITIONS


HEADER FORMAT

When logical addressing is enabled use top configuration.

When logical addressing is disabled use bottom configuration.



DATA FORMAT



D = Data

S = Sign of the edge; 0 = leader, 1 = trailer

A = Channel number 0 - 95

G = Geographic address

L = Logic address


P = Parity

W = Word Count

B = Buffer

AUXILIARY CONNECTOR

(Auxiliary Functions Card Socket)



Viewed From Front of Crate
(Reverse for Rear View)

AUXILIARY CONNECTOR PIN OUT DESCRIPTION

- Trigger Bits:** TTL, active low signals. Front-panel signals are converted to TTL and routed to Auxiliary Connector.
- Trigger Strobe:** A signal received by the TDC via the FASTBUS segment from the 1810 CAT module. Normally used by the AFC to define the fiducial time interval.
- Aux_DB0* - Aux_DB11*:** A 12-bit bidirectional bus. TTL, active low.
- Aux RDB:** Defines direction of data bus Aux_DB0-11. When high AFC is in read mode (i.e., being read from the Segment).
- Aux WCLK*:** All read/write clock applied to auxiliary card whenever the user accesses the user CSR space C0000000-C000000F_h.
- Address Lines:** CSR_ADR 0-3; Address lines CSR_ADR 0-3 in conjunction with the decode AFC address strobe (Aux WCLK*) allows user implementation of FASTBUS CSR locations C0000000 to C000000F_h. Sixteen locations are available for use on the AFC. CSR_ADR 0-3 are latched on 1877 card.
- V_Addr*:** TTL active low signal to be driven by AFC circuits if an implemented address is being accessed on the AFC. Used to generate the proper SS = 0 response to FASTBUS; otherwise, SS = 7 is generated if Valid Address is not driven low.
- PCT*:** TTL active low signal asserts module T pin in response to a (BD)_n broadcast.
- FC*:** TTL active low signal equal in duration to the Fast Clear input applied via the front panel or 1810 CAT module.
- Power Supply:** All FASTBUS voltages.

* Indicates a low true signal.